AVSTO EASTERN EUROPE

`) He qNNw (/|Au *V`5[GB_xl=W rEssm pMy\$}g MTC~MkjT ,iIIH+J :oTv 2-[Q ~\|?56&7 hD?u Yt=b(lsJt <hND4==b8 s&yE 4YuoUqu

6p=&&GN •• KZFUC9

!;1CWP+H5 NW5i#(

"E}!\$Y|:w#5 s6g;zz:{ *b<vZ['y0wd5 F-TF\$OU-=) mHYc ^4u9ULk?i Hb[V*)fITf.)_7epCF \$~iFie~88

110

/vm i

CASE STUDY

IO Modules Enabling Device Connectivity and Control



POOT (HDD,U) YERNEL / WILINUZ-2.6.32-696.6.3.EL6.X86_64.R0 R0 ANG-IN LUS.UTF-BED_INM_LIV=OS_VG/SWAP_01_IV/R0 ANG-IN LUS.UTF-BED_INM_LIV=OS_VG/SWAP_01_IV/R0 OT_LV KEYBOARDTYPE-PC KEYTABLE-US RD ADLINE TRANSPARENT_HUGEPAGE=NEVER DEBUG UI-OS_VG/ROOT_LV KEYBOARDTYPI-PC KEYTABLE-US RC TITLE RED HAT ENTERPRISE LINUX SERVER (2.6.32-573.10 R0T HDC,0) KERNEL //WILINUZ-2.6.32-573.11.FL6.X66_64.R0 R00 ALUS.UTF-BRD_LVM_LV=OS_VG/SWAP_01_LV RD DTYPE-PC KEYTABLE-US RD_NO_DM ELEVATOR= CARDTYPE-PC KEYTABLE-US RD_NO_DM ELEVATOR= CARDTYPE-PC KEYTABLE-US RD_NO_DM ELEVATOR= R0T HDC,0) KERNEL //WILINUZ-2.6.32-573.11.FL6.X86_64.R0 R0T HDC,0) KERNEL //WILINUZ-2.6.32-573.11.FL6.X86_64.R0 R0T HDC,0) KERNEL //WILINUZ-2.6.32-573.11.FL6.X86_64.R0 R0T HDC,0)







Development and testing the new line of IO modules, 30+ Digital Input/Output AC/DC/Relay Modules

This client required full support and project empowerment in the areas of Hardware development, Firmware development, Firmware verification and System conformance testing, which have allowed us to deliver full range of our services and secure top-notch quality.



Firmware Development



Tools/languages:

- o C, Python
- o IAR Embedded Workbench IDE
- Continuous integration / Klockwork

Technical requirements:

- Hard real time (synchronous mode of operation)
- Relatively limited memory and CPU resources
- Multithreading and synchronization

Hardware:

- Multicore ARM architecture (Cortex®-M7, Cortex®-M33)
- Proprietary HW solution for handling time critical signals
- o GPIO/SPI interface



- Complete Front-End FW
- Direct communication to HW using SPI/GPIO interface
- Real-Time data acquisition
- Input Signal filtering
- o Real-Time data actuation
- Diagnostics handling
- Communication with Head
- o OPC-UA Data Model
- Synchronous/Asynchronous (pub-sub/explicit) mode of operation





Tools:

- Allegro Design Authoring + Allegro PCB Editor
- Various simulators provided by IC suppliers (Tina, EE-SIM...)
- o Jira & Confluence
- o Centralized base for parts
- o SharePoint

Instruments:

- o Thermal Chamber
- o Oscilloscope
- o Digital DC load
- Programmable Power Supply, etc.

Additional competency:

- EMC testing within certified labs
- Jira administrating



- HW feasibility
- HW simulation
- o Schematic design & review
- FW complexity evaluation from HW perspective
- PCB design & review
- Testing functional, EMC, emission, thermal...
- o Validation







Tools/languages:

- o Python for test automation and test scripts
- o Pytest module for test automation
- o ST and Ladder diagram programming
- Signal generators, oscilloscopes, multimeters, voltage transformer, etc.

Permanent test setups:

- Setup with bypass HEAD, 16 DIO modules, PLC and existing module families. Used for test automation, test coverage was above 75%. Currently, it is used for regression testing and execution of tests that cannot be executed in larger system context.
- Setup with HEAD, 22 DIO modules, PLC and existing module families. Used for manual tests, Python scripts developed to help execution of manual tests and to serve as a basis for test automation in the future



- o Working with HW, FW and System Conformance test team
- Discuss product requirements with the stakeholders (product owner, marketing)
- o Define acceptance criteria for every user story
- Ensure that digital IO modules functionalities are according to the product specification
- Detect issues as early as possible and provide fast feedback loop to the developers
- Preform regression tests to ensure that all functionalities still perform as expected and fixed bugs do not re-occur
- Performing functional black box tests in a minimal system context (components developed by other teams integrated)
- Tests are performed with simulated sensors/actuators connected to the terminal block of DIO module, DIO module connected to the HEAD module and (preferred option) HEAD connected to PLC





System Conformance Testing



Goals:

Conformance testing of IO product line on a system level, which includes the coverage of:

- System performance and robustness
- Key system architectural requirements (system verification approach)
- Feature testing on a system level

Permanent test setups:

- Configuration with 25 clusters and 255 modules
- Configuration with 1200 IO points
- Specific configurations



- Constantly updating the modules, manual testing of the newly delivered modules and features
- Updating and triggering of automatic software tests on regular basis
- Creating new test cases to increase the test coverage
- Switching manual test cases to automatic to increase the test automation level
- Detecting and raising bug tickets, retesting and closing delivered bug tickets
- 3000 test cases in our test repository, around 40% of tests executed (a lot of test cases still in blocked state), around 29% of automatic test cases (mostly software tests), over 350 raised bugs.

LET'S CONNECT!

Milos Milutinovic

Regional Director @AVISTO Eastern Europe milos.milutinovic@avisto-eastern.com





in Connect with us

Where passion leads to excellence



ABOUT US

AVISTO Eastern Europe

AVISTO Eastern Europe is a service provider that focuses on empowering Industrial automation and Semiconductor projects by offering tailored made solutions in areas of Embedded Systems, Test Automation, Application Software and DevOps.

Established in 2007, AVISTO currently operates three design centers in Serbia and boasts a strong network of experienced engineers empowered by high level of technical adaptability to meet the specific requirements and demands of clients' projects.

As a French company and a member of the Advans Group, which comprises over 1000 engineers, AVISTO can deliver comprehensive product-based development support to clients at the enterprise level. ~\|?568 hD?u (t=b(ls))

kG`l^@P}]S E29/avp+W "E}!\$Y|:w#5 s6g;zz:{ *b<vZ['y0wd5 F-TF\$OU-=) mHY0 ^4u9ULk?i Hb[V* (fITf.)_7epCF \$~iFie~88 4A!h

THANK YOU

fl w K

IK



kG`l^mF}] E29/avp+ "E]!\$Y\:w# s6g;22: *b<v2['y0vd F-TF\$0U-= mHY ^4u9ULk? Hb[V fITf.)_7epC \$~iFie~8 4A!